-
Notifications
You must be signed in to change notification settings - Fork 1k
Pull requests: lowRISC/opentitan
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
fix(readme): correct contributing documentation link
#30175
opened May 21, 2026 by
mondalsushant
Loading…
[crypto] ML-DSA-87: Keygen hashing routines
SW:cryptolib
Crypto library
Type:Enhancement
Feature requests, enhancements
#30173
opened May 21, 2026 by
andrea-caforio
Contributor
Loading…
[crypto] Add transitive feature to binary blob
#30171
opened May 21, 2026 by
siemen11
Contributor
Loading…
[spi_device/spi_host, dv] Add SPI unmapped tests
#30170
opened May 21, 2026 by
martin-velay
Contributor
Loading…
[OTBN] Integrate compression option for imem and dmem
#30163
opened May 20, 2026 by
siemen11
Contributor
Loading…
[prim/rtl] Improve prim_fifo_async_simple DFT for rv_dm and lc_ctrl
#30156
opened May 19, 2026 by
nsw-lowrisc
Contributor
Loading…
[ci] Migrate airgapped build to GCP runners using unshare
#30149
opened May 19, 2026 by
RKNAGA18
Loading…
[bazel] Prepare for downstream sku configuration
#30146
opened May 18, 2026 by
cfrantz
Contributor
Loading…
[cov,ci] Ensure all generated sources are available for coverage
#30145
opened May 18, 2026 by
sasdf
Contributor
Loading…
[chip,dv] Define a virtual "chip_ral" core
Component:ChipLevelTest
Used to filter the chip-level test backlog
Component:DV
DV issue: testbench, test case, etc.
#30140
opened May 18, 2026 by
rswarbrick
Contributor
•
Draft
[rv_core_ibex] Add u-mode performance counters and
mcounteren
#30135
opened May 18, 2026 by
SamuelRiedel
Contributor
•
Draft
2 tasks
[Regtool/topgen] Add vendor_specific_attributes env variable
#30133
opened May 17, 2026 by
sha-ron
Contributor
Loading…
[chip,dv] Improvements to chip_sw_spi_passthrough_vseq
Component:ChipLevelTest
Used to filter the chip-level test backlog
Component:DV
DV issue: testbench, test case, etc.
IP:spi_device
#30129
opened May 15, 2026 by
rswarbrick
Contributor
Loading…
[rv_plic,rtl] De-duplicate rv_plic_component
Component:RTL
IP:rv_plic
#30126
opened May 15, 2026 by
rswarbrick
Contributor
Loading…
[rtl,fpga] Implement JTAG-based memory preload backdoor
Component:FPGA
FPGA related issues
#30123
opened May 15, 2026 by
thommythomaso
Contributor
•
Draft
1 of 7 tasks
[rom,test] Add Earlgrey A2 execution environments
CI:Rerun
Rerun failed CI jobs
#30117
opened May 14, 2026 by
sasdf
Contributor
Loading…
[rom_ext/otbn_boot_services] Add instruction counts
#30111
opened May 13, 2026 by
siemen11
Contributor
Loading…
[chip,dv] Simplify code in chip_sw_all_escalation_resets_vseq
Component:ChipLevelTest
Used to filter the chip-level test backlog
Component:DV
DV issue: testbench, test case, etc.
#30105
opened May 12, 2026 by
rswarbrick
Contributor
•
Draft
[chip,dv] Tidy-ups in chip_sw_small_escalation_resets_vseq
Component:ChipLevelTest
Used to filter the chip-level test backlog
Component:DV
DV issue: testbench, test case, etc.
#30101
opened May 12, 2026 by
rswarbrick
Contributor
Loading…
Previous Next
ProTip!
Type g p on any issue or pull request to go back to the pull request listing page.