Skip to content

Correct speed for SDRAM GPIO pins at higher SDCLK speeds #471

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
jklmnn merged 1 commit into from
May 8, 2026
Merged

Correct speed for SDRAM GPIO pins at higher SDCLK speeds #471

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 1 addition & 2 deletions boards/stm32_common/sdram/stm32-sdram.adb
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -58,7 +58,7 @@ package body STM32.SDRAM is
Configure_IO (SDRAM_PINS,
(Mode => Mode_AF,
AF => GPIO_AF_FMC_12,
AF_Speed => Speed_50MHz,
AF_Speed => Speed_Very_High,
AF_Output_Type => Push_Pull,
Resistors => Pull_Up));

Expand Down Expand Up @@ -243,5 +243,4 @@ package body STM32.SDRAM is
return Ret;
end Reserve;


end STM32.SDRAM;
Loading