feat: Enhance sv support#522

Open

chuanseng-ng wants to merge 7 commits into

tirth8205:mainfrom

chuanseng-ng:feat/enhance-sv-support

Commits on May 4, 2026

Add verilog/system-verilog support in parser.py
chuanseng-ng
committed

Commits on May 30, 2026

Merge remote-tracking branch 'upstream/main'
chuanseng-ng
committed
feat: graph SystemVerilog ports, nets/wires, and parameters

chuanseng-ng
and
claude
committed
feat: graph SystemVerilog packages, typedefs, and modports

chuanseng-ng
and
claude
committed
feat: graph SystemVerilog port connections and verification constructs

chuanseng-ng
and
claude
committed
fix: correct SystemVerilog port extraction and guard graph pollution

chuanseng-ng
and
claude
committed
fix: guard flows/impact-radius against signal pollution; document interface_instantiation

chuanseng-ng
and
claude
committed