Skip to content

Conversation

@serhiy-katsyuba-intel
Copy link
Contributor

Disabling SRAM retention improves LPSRAM and HPSRAM access time at the cost of slightly higher power consumption.

On FPGA, with SRAM retention disabled, KPB draining is 2.5 times faster!

Disabling SRAM retention improves LPSRAM and HPSRAM access time at the
cost of slightly higher power consumption.

Signed-off-by: Serhiy Katsyuba <serhiy.katsyuba@intel.com>
Disabling SRAM retention improves LPSRAM and HPSRAM access time at the
cost of slightly higher power consumption.

Signed-off-by: Serhiy Katsyuba <serhiy.katsyuba@intel.com>
Disabling SRAM retention improves LPSRAM and HPSRAM access time at the
cost of slightly higher power consumption.

On FPGA, with SRAM retention disabled, KPB draining is 2.5 times faster!

Signed-off-by: Serhiy Katsyuba <serhiy.katsyuba@intel.com>
@lgirdwood lgirdwood merged commit 5716bae into thesofproject:main Mar 11, 2025
45 of 49 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants