Skip to content

Riscv sifive u74-mc / starfive jh7110 #234

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
hugomeiland wants to merge 4 commits into
base: main
Choose a base branch
from
Open

Riscv sifive u74-mc / starfive jh7110 #234

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
b95e891
adding StarFive VisionFive cpu detection string
hugomeiland May 21, 2026
1bd7551
adding StarFive VisionFive cpu detection string
hugomeiland May 21, 2026
685fc54
add tests for StarVision archdetect
hugomeiland May 21, 2026
1f50d49
update riscv structure with vendor/cpu for sifive
hugomeiland May 21, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion .github/workflows/tests_archdetect.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -25,7 +25,7 @@ jobs:
- aarch64/neoverse_v1/AWS-awslinux-graviton3
- aarch64/nvidia/grace/Jureca-Rocky95
- aarch64/google/axion/GCP-axion
- riscv64/sifive/premier-Ubuntu24
- riscv64/sifive/p550/premier-Ubuntu24
- riscv64/spacemit/bananaf3-Armbian
- riscv64/spacemit/bananaf3-k6.6
# commented out since these targets are currently not supported in software.eessi.io repo
Expand Down
1 change: 1 addition & 0 deletions init/arch_specs/eessi_arch_riscv.spec
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3,5 +3,6 @@

# Software path in EESSI | Vendor ID | List of defining CPU features
"riscv64/sifive/p550" "0x489" "rv64imafdch_zicsr_zifencei_zba_zbb_sscofpmf" # HiFive Premier P550
"riscv64/sifive/u74-mc" "0x489" "rv64imafdc_zicntr_zicsr_zifencei_zihpm_zca_zcd_zba_zbb" # StarFive VisionFive 2
"riscv64/spacemit/x60" "0x710" "rv64imafdcv_sscofpmf_sstc_svpbmt_zicbom_zicboz_zicbop_zihintpause" # Banana Pi F3
"riscv64/spacemit/x60-k6.6" "0x710" "rv64imafdcv_zicbom_zicboz_zicntr_zicond_zicsr_zifencei_zihintpause_zihpm_zfh_zfhmin_zca_zcd_zba_zbb_zbc_zbs_zkt_zve32f_zve32x_zve64d_zve64f_zve64x_zvfh_zvfhmin_zvkt_sscofpmf_sstc_svinval_svnapot_svpbmt" # Banana Pi F3 k6.6
0 ...iscv64/sifive/premier-Ubuntu24.all.output → ...4/sifive/p550/premier-Ubuntu24.all.output
View file
Open in desktop
File renamed without changes.
0 ...t/riscv64/sifive/premier-Ubuntu24.cpuinfo → ...cv64/sifive/p550/premier-Ubuntu24.cpuinfo
View file
Open in desktop
File renamed without changes.
0 ...ct/riscv64/sifive/premier-Ubuntu24.output → ...scv64/sifive/p550/premier-Ubuntu24.output
View file
Open in desktop
File renamed without changes.
1 change: 1 addition & 0 deletions tests/archdetect/riscv64/sifive/u74-mc/starvision-Ubuntu24.all.output
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1 @@
riscv64/sifive/u74-mc:riscv64/generic
9 changes: 9 additions & 0 deletions tests/archdetect/riscv64/sifive/u74-mc/starvision-Ubuntu24.cpuinfo
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,9 @@
processor : 0
hart : 1
isa : rv64imafdc_zicntr_zicsr_zifencei_zihpm_zca_zcd_zba_zbb
mmu : sv39
uarch : sifive,u74-mc
mvendorid : 0x489
marchid : 0x8000000000000007
mimpid : 0x4210427
hart isa : rv64imafdc_zicntr_zicsr_zifencei_zihpm_zca_zcd_zba_zbb
1 change: 1 addition & 0 deletions tests/archdetect/riscv64/sifive/u74-mc/starvision-Ubuntu24.output
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1 @@
riscv64/sifive/u74-mc