Skip to content

Made FPGA inside view render compact_input gates correctly #3547

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
llysdal wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Made FPGA inside view render compact_input gates correctly #3547

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
19 changes: 17 additions & 2 deletions lua/entities/gmod_wire_fpga/init.lua
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -225,6 +225,21 @@ end
function ENT:SynthesizeViewData(data)
if not data.Nodes then return end

function getInputAmountForNode(node)
local gate = getGate(node)
local amountOfInputs = 0
if gate.compact_inputs then
inputLimit = gate.compact_inputs
for inputIdx, _ in pairs(node.connections) do
inputLimit = math.max(inputLimit, inputIdx + 1)
end
amountOfInputs = math.min(#gate.inputs, inputLimit)
else
amountOfInputs = #gate.inputs
end
return amountOfInputs
end

local viewData = {}

viewData.Nodes = {}
Expand All @@ -247,9 +262,9 @@ function ENT:SynthesizeViewData(data)

local ports
if gate.outputs then
ports = math.max(#gate.inputs, #gate.outputs)
ports = math.max(getInputAmountForNode(node), #gate.outputs)
else
ports = #gate.inputs
ports = getInputAmountForNode(node)
end

table.insert(viewData.Nodes, {
Expand Down
Loading