Skip to content

Conversation

@amin1377
Copy link
Contributor

@amin1377 amin1377 commented Oct 28, 2025

In this PR, a new custom RR Graph generator for tileable RR Graphs is introduced. With this generator, users can define their desired switch block patterns in CSV files (one CSV file per unique pattern) and specify, in a YAML switch-block map file, which pattern should be applied at each tile location. When generating the RR Graph, instead of relying on the switch block definitions in the architecture file, the CRR generator reads these CSV templates and constructs the connections accordingly.

This work was done on top of the work that was started by @ganeshgore, @ql-mahdi, and @saaramahmoudi.

@amin1377
Copy link
Contributor Author

amin1377 commented Dec 8, 2025

@vaughnbetz: If you can review the documentation I wrote for CRR (Link) and let me know whether it’s clear, I would really appreciate it.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-make CMake/Make code lang-perl Perl code lang-python Python code lang-shell Shell scripts (bash etc.) libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants