-
Notifications
You must be signed in to change notification settings - Fork 349
boards: ace40: enable cold store DRAM execution #10261
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
boards: ace40: enable cold store DRAM execution #10261
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Pull Request Overview
This PR enables cold store DRAM execution for the Intel ADSP ACE 4.0 NVL board by adding the CONFIG_COLD_STORE_EXECUTE_DRAM configuration option.
- Adds CONFIG_COLD_STORE_EXECUTE_DRAM=y to the board configuration
Tip: Customize your code reviews with copilot-instructions.md. Create the file or learn how to get started.
|
No worries, I can rebase it after 10236 |
6e3f80c to
d29bdd7
Compare
softwarecki
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
|
@abonislawski This had QB fails so I went with #10236 first. |
|
@abonislawski some conflicts. |
|
@abonislawski The common board file changes are now done for Intel DSPs, so safe to rebase now. |
Required changes to enable CONFIG_COLD_STORE_EXECUTE_DRAM for ACE 4.0 nvl.toml.h -> add COLD module.entry novalake memory.h -> add __cold define support Signed-off-by: Adrian Bonislawski <adrian.bonislawski@intel.com>
Enable CONFIG_COLD_STORE_EXECUTE_DRAM for ACE 4.0 Signed-off-by: Adrian Bonislawski <adrian.bonislawski@intel.com>
d29bdd7 to
7f3ee6f
Compare
|
Rebased |
Enable CONFIG_COLD_STORE_EXECUTE_DRAM for ACE 4.0