Skip to content

Add RISC-V 64 Support for LuaJIT v2.1 #236

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
infiWang wants to merge 23 commits into
base: v2.1-agentzh
Choose a base branch
from
Open

Add RISC-V 64 Support for LuaJIT v2.1 #236

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
23 commits
Select commit Hold shift + click to select a range
b6c4a85
riscv(support): add RISC-V 64 arch base definition
infiWang Nov 27, 2025
9067a3c
riscv(dynasm): add RISC-V support
infiWang Nov 27, 2025
8fd04c6
riscv(interp): add register definition
infiWang Nov 27, 2025
d67c959
riscv(interp): add frame definition
infiWang Nov 27, 2025
f67b7b0
riscv(interp): add helper macros and typedefs
infiWang Nov 27, 2025
3b0eba7
riscv(interp): add base assembly interpreter VM
infiWang Nov 27, 2025
01663d4
riscv(support): add target definition
infiWang Nov 27, 2025
982221c
riscv(ffi): add call convention and support framework
infiWang Nov 27, 2025
839f1ed
riscv(support): add extension detection
infiWang Nov 27, 2025
cef4a61
riscv(jit): add mandatory constants
infiWang Nov 26, 2025
d5d6a9c
riscv(jit): add insn emitter
infiWang Nov 27, 2025
ff8686e
riscv(jit): add IR assembler
infiWang Nov 27, 2025
b3126f6
riscv(interp): add VM builder support
infiWang Nov 27, 2025
577eb1a
riscv(misc): add bytecode listing support
infiWang Nov 27, 2025
c9910b7
riscv(jit): add hooks in interpreter
infiWang Nov 27, 2025
46b7327
riscv(interp): add DWARF info
infiWang Nov 27, 2025
9bf0c3f
riscv(jit): add GDBJIT support
infiWang Nov 27, 2025
e8a687f
riscv(support,linux): add Linux specfic icache sync codepath
infiWang Nov 27, 2025
89b2d89
riscv(support,linux): make mremap() non-moving due to VA space woes
infiWang Nov 27, 2025
8656e3d
riscv(misc): add disassmbler support
infiWang Nov 27, 2025
56d9248
riscv(misc): add support in Makefile
infiWang Nov 27, 2025
437aa2a
riscv(support,linux): use HWPROBE for ISE detection
infiWang Nov 27, 2025
34a1d1c
riscv(interp): strip excessive extended branch (^B+J)
infiWang Nov 27, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -101,6 +101,7 @@ FILES_JITLIB= bc.lua bcsave.lua dump.lua p.lua v.lua zone.lua \
dis_arm64be.lua dis_ppc.lua dis_mips.lua dis_mipsel.lua \
dis_mips64.lua dis_mips64el.lua \
dis_mips64r6.lua dis_mips64r6el.lua \
dis_riscv.lua dis_riscv64.lua \
vmdef.lua

ifeq (,$(findstring Windows,$(OS)))
Expand Down
Loading