Skip to content

New Macsim sst Pull Request #78

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
hyesoon merged 31 commits into from
Sep 11, 2025
Merged

New Macsim sst Pull Request #78

hyesoon merged 31 commits into from
Sep 11, 2025

Conversation

@yuxiaojia
Copy link
Contributor

@yuxiaojia yuxiaojia commented Aug 27, 2025 •
edited
Loading

  1. Upgrade Macsim+SST integration
  2. Expanding Macsim+SST configurations to 13 different kinds
  3. Fully tested the whole sampled YOLO trace with all configurations
  4. Fix Dramsim2 clone problem

saursin and others added 30 commits February 4, 2025 11:48
@saursin
initial changes (wip)
b00b7ae
@saursin
fix vaultsim missing symbol issue
66aee0f
@saursin
remove vaultsim, fix paths
08cee86
@hyesoon
make it compile on rover
5c103db
@hyesoon
initial testing code
428568a
@hyesoon
adding a starting test script
d238c4f
@saursin
fix sst build
1e447bf
@saursin
fix sst copmponent paths
5f24d2e
@saursin
fix param errors
d025ab1
@saursin
allow sst build with debug option
69a881f
@hyesoon
rover version of build.py (old python style)
0689c83
@hyesoon
Merge branch 'macsim_sst' of github.com:saursin/macsim_sst into macsi…
1660af4 
…m_sst
@saursin
fix port name warnings
509f6c3
@hyesoon
Merge branch 'macsim_sst' of github.com:saursin/macsim_sst into macsi…
f759d6b 
…m_sst
@saursin
fix link names
84ae9b5
@saursin
add simple test script with icache & memory
0603d32
@saursin
more fixes
fd8e18a
@saursin
WIP: icache only simulation
3412406
@hyesoon
Merge branch 'macsim_sst' of github.com:saursin/macsim_sst into macsi…
309e55d 
…m_sst
@hyesoon
update the trace_file_list
aecc22b
@saursin
fix prints temporarily, new config file
8892be3
@saursin
add new sdls, refactor macsim component
8d00af1 
- sdl port version
- sdl subcomponent version
@saursin
add debug params to links
149273d
@saursin
fix link initialization bug, refactor tests
2889a2d
@saursin
fix macsim event handlers, segfault in exec.cc
8215422
@saursin
update sdl files
90f2d80
clean version
43f4e36
Update and fix errors including write request generate fix size of 4 …
577c147 
…of data packet, cache spanning multiple cache lines for both data cache and constant/texture cache
modify to flexible change and fully test all configurations
27a3965
@SeonjinNa
Modify git clone errors for dramsim2 according to SeonjinNa
c176604
@hyesoon hyesoon self-assigned this Sep 5, 2025
@hyesoon hyesoon merged commit 4e5fe67 into master Sep 11, 2025
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@hyesoon hyesoon hyesoon approved these changes

Assignees

@hyesoon hyesoon

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

5 participants

@yuxiaojia @hyesoon @saursin @SeonjinNa