Skip to content

Feature: Hazard3 example SoC on Icebreaker support #2113

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
ALTracer wants to merge 3 commits into
base: main
Choose a base branch
from
Open

Feature: Hazard3 example SoC on Icebreaker support #2113

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
3841fd3
hosted/ftdi_bmp: Register generic FT2232H on Icebreaker for JTAG on M…
ALTracer Apr 19, 2025
232cb94
jtag_devs: Register Hazard3/ice40 TAP as a RISC-V DTM
ALTracer Apr 19, 2025
2daf09d
riscv32: Add very basic support for Hazard3 SoC on Icebreaker SPRAM
ALTracer Apr 19, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
13 changes: 13 additions & 0 deletions src/platforms/hosted/ftdi_bmp.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -359,6 +359,19 @@ const cable_desc_s cable_desc[] = {
.bb_swdio_in_pin = MPSSE_CS,
.name = "hifive1",
},
{
/*
* 1bitSquared Icebreaker FT2232H
* Direct connection on Interface A, JTAG only
*/
.vendor = 0x0403U,
.product = 0x6010U,
.interface = INTERFACE_A,
.init.data[0] = MPSSE_CS | MPSSE_DO | MPSSE_DI,
.init.dirs[0] = MPSSE_CS | MPSSE_DO | MPSSE_SK,
.description = "Dual RS232-HS",
.name = "icebreaker",
},
{
/*
* https://www.olimex.com/Products/ARM/JTAG/ARM-USB-TINY-H/
Expand Down
8 changes: 8 additions & 0 deletions src/target/jtag_devs.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -410,6 +410,14 @@ const jtag_dev_descr_s dev_descr[] = {
.idmask = 0x0fffffffU,
#if ENABLE_DEBUG == 1
.descr = "RISC-V debug v0.13.",
#endif
.handler = riscv_jtag_dtm_handler,
},
{
.idcode = 0xdeadbeefU,
.idmask = 0xffffffffU,
#if ENABLE_DEBUG == 1
.descr = "RISC-V Hazard3 DTM.",
#endif
.handler = riscv_jtag_dtm_handler,
},
Expand Down
10 changes: 10 additions & 0 deletions src/target/riscv32.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -71,6 +71,13 @@ static void riscv32_regs_write(target_s *target, const void *data);
static int riscv32_breakwatch_set(target_s *target, breakwatch_s *breakwatch);
static int riscv32_breakwatch_clear(target_s *target, breakwatch_s *breakwatch);

bool hazard3_probe(target_s *const target)
{
target->driver = "Hazard3";
target_add_ram32(target, 0x0, 131072);
return true;
}

bool riscv32_probe(target_s *const target)
{
/* 'E' base ISA has 16 GPRs + PC, 'I' base ISA has 32 GPRs + PC */
Expand All @@ -95,6 +102,9 @@ bool riscv32_probe(target_s *const target)
case JEP106_MANUFACTURER_RASPBERRY:
PROBE(rp2350_probe);
break;
case 0xe77:
PROBE(hazard3_probe);
break;
default:
break;
}
Expand Down
Loading