Skip to content

Pull requests: Xilinx/mlir-aie

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

[AIEPlacer] Read aie.buffer as tile-local memory capacity constraint
#3044 opened May 2, 2026 by erwei-xilinx Collaborator Loading…
5 tasks done
[AIEPlacer] Read aie.cascade_flow as adjacency constraint
#3042 opened May 1, 2026 by erwei-xilinx Collaborator Loading…
5 tasks done
Align buffer allocate
#3037 opened Apr 24, 2026 by joeldushouyu Contributor Loading…
Fix overflow in number of bytes for long DMA BD lengths
#3034 opened Apr 17, 2026 by andrej Collaborator Loading…
[WIP]
#3025 opened Apr 9, 2026 by hunhoffe Collaborator Draft
Update LLVM version
#3018 opened Apr 1, 2026 by github-actions Bot Loading…
vendor_eudsl: remove np.bool post-install patch
#3007 opened Mar 27, 2026 by hunhoffe Collaborator Draft
Runtime TXN generation library and compiler support
#3002 opened Mar 26, 2026 by jgmelber Collaborator Draft
Add Conv3D
#2939 opened Mar 7, 2026 by jgmelber Collaborator Draft
6 tasks done
Routing visualization with Graphviz
#2936 opened Mar 6, 2026 by yenjames Collaborator Draft
Add pass to coalesce write32s/blockwrites
#2782 opened Dec 19, 2025 by andrej Collaborator Draft
[WIP] Unchecked vibe coding -- do not review
#2675 opened Oct 31, 2025 by hunhoffe Collaborator Draft
Add control packet payload binary disassembly
#2649 opened Oct 13, 2025 by fifield Collaborator Draft
Add trace with JIT example
#2541 opened Aug 27, 2025 by mawad-amd Collaborator Draft
ProTip! Exclude everything labeled bug with -label:bug.