Update output_to_verilog to inline temporary wires, using GateGraph:#471
Merged
fdxmw merged 7 commits intoUCSBarchlab:developmentfrom Jul 25, 2025
Merged
Update output_to_verilog to inline temporary wires, using GateGraph:#471fdxmw merged 7 commits intoUCSBarchlab:developmentfrom
output_to_verilog to inline temporary wires, using GateGraph:#471fdxmw merged 7 commits intoUCSBarchlab:developmentfrom
Conversation
- Any Gate with a user-specified name is never inlined. - Unnamed constant Gates are always inlined. - Unnamed non-constant Gates are inlined if: - The Gate has one user, AND - The Gate is not a MemBlock read, AND - The Gate is not an arg to a bit-select Gate. This significantly reduces the amount of generated Verilog code. Also: - Update `output_verilog_testbench` to use `GateGraph`. - Define `GateGraph.__iter__` to make it easier to iterate over all Gates. - Delete some disabled tests in `test_aes.py`.
Codecov Report❌ Patch coverage is
Additional details and impacted files@@ Coverage Diff @@
## development #471 +/- ##
=============================================
+ Coverage 91.3% 91.4% +0.1%
=============================================
Files 25 25
Lines 6967 7048 +81
=============================================
+ Hits 6359 6436 +77
- Misses 608 612 +4 ☔ View full report in Codecov by Sentry. 🚀 New features to boost your workflow:
|
Member
Author
|
I'm still running more tests on this change. It's potentially controversial, so I'm publishing it in its current state so anyone interested can discuss. |
…duplicated code: Update `_NameSanitizer` to try cleaning up an invalid name before giving up and auto-generating a new name. The cleaning process just replaces non-word characters `[A-Za-z0-9_]` with underscores, and also tries adding a prefix underscore. This makes the generated Verilog output easier to read, especially when using `wire_struct` or `wire_matrix`, which both add non-word characters to wire names. Remove `_NameSanitizer`'s `map_valid_vals` and `allow_duplicates` options, which don't seem to be used. Bugs fixed: - `output_verilog_testbench` should not re-initialize RomBlocks. This appears to be an existing bug. - Consts inputs to bit-slices must be declared. Add tests for these bugs. Also move the Verilog export code to a new `class _VerilogOutputter`. This lets `output_to_verilog` and `output_verilog_testbench` share more code. Also remove `OutputToVerilog`. It is deprecated, and the forwarding function was broken, so it's pretty clear nobody uses this.
Simplify `SimulationTracer`'s handling of `register_value_map` and `memory_value_map`. These maps are now just passed straight through from `Simulation`'s constructor. This fixes a bug where `FastSimulation` handled them inconsistently. Added tests. Fix a bug where `Simulation` and `FastSimulation` mutated the provided `memory_value_map`. Specify bitwidths for Verilog initial register and memory values. They were previously unsized constants, which are implicitly 32-bit signed, which could cause surprises.
…ore generating an entirely new name. Fix a bug where a generated name could collide with an identifier name. Add tests.
Member
Author
|
I've successfully tested this change by exporting pyrtlnet to Verilog with this change, and simulating the generated Verilog with Verilator. |
… instead
of `mem_{memid}` names. Also add more comments to the generated Verilog:
- Indicate if a memory is a MemBlock or a RomBlock
- Show the un-sanitized name when it differs from the sanitized name
…e end of previous line, remove an unnecessary begin/end block, put "end else begin" on the same line.
…e and removes an unnecessary blank line from the generated output.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This significantly reduces the amount of generated Verilog code.
Also:
output_verilog_testbenchto useGateGraph.GateGraph.__iter__to make it easier to iterate over all Gates.test_aes.py.