Skip to content
2 changes: 1 addition & 1 deletion VERSION.md
Original file line number Diff line number Diff line change
@@ -1 +1 @@
1.2.4212
1.2.4223
37 changes: 35 additions & 2 deletions docs/source/tutorials/getting_started/compile.rst
Original file line number Diff line number Diff line change
Expand Up @@ -12,14 +12,21 @@ How to Compile
Supported Operating Systems
~~~~~~~~~~~~~~~~~~~~~~~~~~~

OpenFPGA is continously tested with Ubuntu 22.04, Ubuntu 24.04 and CentOS 9
OpenFPGA is continously tested on

- Windows 2025 server (compatible to Windows 10 and Windows 11)
- Ubuntu 22.04
- Ubuntu 24.04
- CentOS 9

It might work with earlier versions and other distributions.

In addition to continous integration, our community users have tested OpenFPGA on their local machines using the following operating systems:

- CentOS 7.8
- CentOS 7.9
- CentOS 8
- Redhat 8
- Ubuntu 18.04
- Ubuntu 21.04
- Ubuntu 20.04
Expand All @@ -35,7 +42,7 @@ In general, please follow the steps to compile
cd OpenFPGA
make all

.. note:: OpenFPGA requires gcc/g++ version >= 11 and clang version >= 17.
.. note:: OpenFPGA requires gcc/g++ version >= 11 or clang version >= 17 or MSVC version >= 14.

.. note:: cmake3.12+ is recommended to compile OpenFPGA with GUI

Expand Down Expand Up @@ -160,6 +167,32 @@ If your OS is CentOS 9, we offer the script to install all the dependencies.
.. include:: centos9_dependencies.sh
:code: shell

Windows (Mingw64)
^^^^^^^^^^^^^^^^^

If your OS is Msys2 in Windows, we offer the script to install all the dependencies

.. note:: We support only MINGW64 on Msys2.

.. include:: win_msys2_mingw64.sh
:code: shell

Yosys build is not supported yet on Msys2. Please disable it during the build by adding to cmake flags (See details in :ref:`tutorial_compile_build_options`)

.. code-block::

make all CMAKE_FLAGS="-DOPENFPGA_WITH_YOSYS=OFF -DWITH_ABC=OFF"

Instead, please use the prebuilt version of Yosys at
`mingw-w64-x86_64-yosys <https://packages.msys2.org/packages/mingw-w64-x86_64-yosys>`_.


Windows (MSVC)
^^^^^^^^^^^^^^

If your OS is Windows and use Microsoft Visual C++ as compiler, you need to install packages through ``vcpkg``, ``chocolatery`` etc.
You may refer to the section ``win_msvc_installer`` in ``.github/workflows/build.yml`` for full details.

Running with pre-built docker image
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Expand Down
1 change: 1 addition & 0 deletions docs/source/tutorials/getting_started/win_msys2_mingw64.sh
2 changes: 1 addition & 1 deletion vtr-verilog-to-routing
Submodule vtr-verilog-to-routing updated 60 files
+5 −0 .github/workflows/test.yml
+4 −0 .gitignore
+4 −0 dev/vtr_test_suite_verifier/test_suites_info.json
+32 −7 doc/src/vpr/sdc_commands.rst
+1 −0 doc/src/vtr/index.rst
+140 −0 doc/src/vtr/run_func_sim_flow.rst
+77 −0 doc/src/vtr/tasks.rst
+1 −1 libs/libarchfpga/src/read_xml_arch_file_sg.cpp
+36 −22 vpr/src/timing/read_sdc.cpp
+6 −1 vtr_flow/arch/multi_die/README.md
+63 −0 vtr_flow/arch/multi_die/hecate/README.md
+270 −0 vtr_flow/arch/multi_die/hecate/interposer/generate_hecate_interposer_archs.py
+1,858 −0 vtr_flow/arch/multi_die/hecate/interposer/hecate_25d_L17_int_10um_bump_fanin_12.xml
+19 −0 vtr_flow/arch/multi_die/hecate/interposer/int_connectivity.csv
+0 −0 vtr_flow/arch/multi_die/misc_interposer/k6_N10_40nm_interposer.xml
+0 −0 vtr_flow/arch/multi_die/misc_interposer/k6_N10_40nm_interposer_bidir.xml
+0 −0 vtr_flow/arch/multi_die/misc_interposer/titan_interposer/stratixiv_arch.timing_interposer.xml
+66 −0 vtr_flow/benchmarks/func_sim/README.md
+26 −0 vtr_flow/benchmarks/func_sim/adder_4bit/adder_4bit.v
+100 −0 vtr_flow/benchmarks/func_sim/adder_4bit/adder_4bit_carry_adder.blif
+96 −0 vtr_flow/benchmarks/func_sim/adder_4bit/adder_4bit_luts.blif
+16 −0 vtr_flow/benchmarks/func_sim/adder_4bit/adder_4bit_sum_notation.v
+61 −0 vtr_flow/benchmarks/func_sim/adder_4bit/tb_adder_4bit.sv
+6 −0 vtr_flow/parse/parse_config/func_sim.txt
+1 −0 vtr_flow/parse/parse_config/vpr_titan.txt
+5 −0 vtr_flow/parse/pass_requirements/pass_requirements_ap_vpr_titan.txt
+6 −0 vtr_flow/parse/pass_requirements/pass_requirements_func_sim.txt
+3 −0 vtr_flow/parse/qor_config/qor_func_sim.txt
+32 −2 vtr_flow/scripts/python_libs/vtr/task.py
+247 −0 vtr_flow/scripts/run_func_sim_flow.py
+3 −1 vtr_flow/scripts/run_vtr_task.py
+42 −0 vtr_flow/tasks/regression_tests/vtr_reg_func_sim/adder_4bit/config/config.txt
+7 −0 vtr_flow/tasks/regression_tests/vtr_reg_func_sim/adder_4bit/config/golden_results.txt
+43 −0 vtr_flow/tasks/regression_tests/vtr_reg_func_sim/adder_4bit_blif/config/config.txt
+3 −0 vtr_flow/tasks/regression_tests/vtr_reg_func_sim/adder_4bit_blif/config/golden_results.txt
+2 −0 vtr_flow/tasks/regression_tests/vtr_reg_func_sim/task_list.txt
+1 −1 vtr_flow/tasks/regression_tests/vtr_reg_nightly_test7/ap_titan/config/config.txt
+23 −23 vtr_flow/tasks/regression_tests/vtr_reg_nightly_test7/ap_titan/config/golden_results.txt
+28 −0 vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_interposer/hecate_interposer/config/config.txt
+1 −1 vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_interposer/titan_interposer/config/config.txt
+1 −1 vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_interposer/vtr_flagship_interposer/config/config.txt
+39 −0 ...ow/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/clock_divider_invert.blif
+7 −0 ...low/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/clock_divider_invert.sdc
+39 −0 ...ks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/clock_divider_nonzero_rise.blif
+7 −0 ...sks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/clock_divider_nonzero_rise.sdc
+34 −0 ...s/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/clock_multiplier_duty_cycle.blif
+8 −0 ...ks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/clock_multiplier_duty_cycle.sdc
+34 −0 ...ion_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/clock_multiplier_rise_outside_period.blif
+9 −0 ...sion_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/clock_multiplier_rise_outside_period.sdc
+17 −1 vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/config.txt
+9 −2 vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/golden_results.txt
+33 −0 vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/multiclock_divide.blif
+1 −1 vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/multiclock_divide.sdc
+33 −0 ...low/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/multiclock_multiply.blif
+1 −1 ...flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/multiclock_multiply.sdc
+35 −0 ...ks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/multiclock_multiply_invert.blif
+9 −0 ...sks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock/config/multiclock_multiply_invert.sdc
+0 −29 vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock_external/config/config.txt
+0 −3 .../tasks/regression_tests/vtr_reg_strong/strong_sdc/create_generated_clock_external/config/golden_results.txt
+1 −1 vtr_flow/tasks/regression_tests/vtr_reg_strong/task_list.txt
2 changes: 1 addition & 1 deletion yosys
Loading