feat: implement O(1) SU(2) algebraic transpiler for NV hardware flavor

[maestroK]

No description provided.

[maestroK]

This PR optimizes single-qubit gate depth for the NV hardware flavor by intercepting the AST before downstream transpilation, reducing circuit execution time and mitigating decoherence.

Added algebraic_transpiler.py: Collapses contiguous vanilla gates into bounded O(1) native Z-Y-Z pulse sequences via SU(2).

Updated builder.py: Integrates the optimization pass and absorbs redundant SetInstruction memory allocations.

Updated transpile.py: Adds pass-through logic to NVSubroutineTranspiler so it accepts pre-compiled NV primitives without throwing a ValueError.