Skip to content

Conversation

@ahmedcharles
Copy link
Contributor

I'd like a better solution to testing than copying the entire thing but I'm not sure how to get cocotb to specify the parameters in the tb, though some searching suggests that there is a way, I didn't find what that way was.

);

reg [31:0] registers [1:NUM_REGS-1];
reg [XLEN-1:0] registers [1:NUM_REGS-1];
Copy link
Owner

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

There's some 31s further down that will need fixing.

cpu/core.v Outdated
reg [3:0] data_rd;
reg wr_en;

reg [31:0] tmp_data;
Copy link
Owner

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This should be [XLEN-1:0].

@MichaelBell
Copy link
Owner

This is certainly interesting, but I don't think I would tape out a 64-bit version myself.

However, if you're interested in doing that (or using an RV64E TinyQV for another purpose!) I would be happy to accept the change so we can stay on a common code base, providing we can find a fix for the test duplication.

@ahmedcharles ahmedcharles force-pushed the xlen branch 2 times, most recently from 180dd6d to 7751b9d Compare January 9, 2025 11:03
@ahmedcharles
Copy link
Contributor Author

I tried changing decode to add 64bit specific opcodes and the way generate works in verilog make that fairly annoying, so I'm not sure what the best approach would be here. I wouldn't want to make the code harder to read/maintain just for the curiosity of trying out RV74.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants