Skip to content
View LoafWei's full-sized avatar

Block or report LoafWei

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components for FPGA implementation

    Verilog

  2. verilog-lfsr verilog-lfsr Public

    Forked from alexforencich/verilog-lfsr

    Fully parametrizable combinatorial parallel LFSR/CRC module

    Python

  3. verilog-pcie verilog-pcie Public

    Forked from alexforencich/verilog-pcie

    Verilog PCI express components

    Verilog

  4. Network-on-Chip-Verilog Network-on-Chip-Verilog Public

    Forked from xuanz20/Network-on-Chip-Verilog

    A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.

    VHDL