Skip to content

Actions: CodeLinaro/executorch

Actions

RISC-V

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
riscv64.yml
14 workflow runs
14 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Guard NSString.UTF8String against nil in ExecuTorchModule.mm RISC-V #14: Commit 8fbfed9 pushed by qti-horodnic
Queued main
main
Queued
RISC-V RISC-V #13: Scheduled
Queued main
main
Queued
Arm backend: Enable CPPCHECK linting RISC-V #12: Commit b4a9e72 pushed by chenweng-quic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Add citing instructions for ExecuTorch (#19589) RISC-V #11: Commit 64684c7 pushed by chenweng-quic
1d 0h 0m 2s main
main
1d 0h 0m 2s
Zephyr: Move CI testing to a script (#19542) RISC-V #10: Commit 1feb56c pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Revert PyTorch 2.12 pin bump (#19698) RISC-V #9: Commit 3b5d18d pushed by qti-horodnic
1d 0h 0m 2s main
main
1d 0h 0m 2s
RISC-V RISC-V #8: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Fix race condition in XNNPACK weights cache during concurrent init() RISC-V #7: Commit a4bd823 pushed by qti-horodnic
1d 0h 0m 2s main
main
1d 0h 0m 2s
Add MLX backend support for Gemma 4 31B (#19524) RISC-V #6: Commit f8cfc73 pushed by qti-horodnic
1d 0h 0m 1s main
main
1d 0h 0m 1s
RISC-V RISC-V #5: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Guard weight_dequant.args[1] access in _quantize_fused_conv_bias pass RISC-V #4: Commit d62addb pushed by qti-horodnic
1d 0h 0m 2s main
main
1d 0h 0m 2s
RISC-V RISC-V #3: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
RISC-V RISC-V #2: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Prevent _safe_softmax decomposition in traceand rewire replaceSafeSof… RISC-V #1: Commit 824cbff pushed by qti-horodnic
1d 0h 0m 2s main
main
1d 0h 0m 2s