Sparse Zephyr

intel: Increase IDC timeout for FPGAs #12617

Sign in to view logs

Run time

Learn about OS pricing on GitHub Actions

Job	Run time
warnings-subset (tgl)	3m 42s
warnings-subset (mtl)	3m 58s
warnings-subset (lnl)	3m 48s
	11m 28s