Skip to content

Commit 7a5180b

Browse files
authored
Merge pull request #1099 from rcls/master
Add org "rcls" and PID 1209:CE93 "GPSFreak"
2 parents c24ab69 + aa05a63 commit 7a5180b

File tree

2 files changed

+18
-0
lines changed

2 files changed

+18
-0
lines changed

1209/CE93/index.md

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
---
2+
layout: pid
3+
title: GPSFreak
4+
owner: rcls
5+
license: GPL, CERN_OHL_S_V2
6+
site: https://github.com/rcls/gpsfreak
7+
source: https://github.com/rcls/gpsfreak
8+
---
9+
A custom GPS disciplined clock generator, using a U-Blox MAX-F10S GPS unit and a
10+
TI LMK05318b ultra-low jitter clock generator. It has a STM32 microcontroller
11+
for the USB interface and control logic.

org/rcls/index.md

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
---
2+
layout: org
3+
title: rcls
4+
site: https://github.com/rcls
5+
---
6+
I'm a hobbyist software and hardware developer. See
7+
https://github.com/rcls/gpsfreak for a current project.

0 commit comments

Comments
 (0)