Skip to content

Verilog99题——38-42题(Fir滤波器) | 1/2顶点 #19

@halftop

Description

@halftop

https://halftop.github.io/post/verilog99_38to42/

 有输入有输出,才是正确的学习方式    

Metadata

Metadata

Assignees

No one assigned

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions