Add in different shared memory and register tile size options

[maddyscientist]

The current code is hard-coded to use 2x2 register tiling and 8x8 shared memory tiling. More variants should be included to allow for the possibility of better performance on different architectures.